
NOTICE C	OF REVISIO S BEEN AUTHO	• •	OCUMENT LISTED.	1. DATE (YYMMDD) 99-07-28	Form Approved OMB No. 0704-0188
Public reporting burden for this collection is estimated to sources, gathering and maintaining the data needed, and estimate or any other aspect of this collection of informati Headquarters Services, Directorate for Information Opera Office of Management and Budget, Paperwork Reduction PLEASE DO NOT RETURN YOUR COMPLETED FORM ISSUING CONTRACTING OFFICER FOR THE CONTRACTION OFFICER FOR THE CO	average 2 hours per completing and rev on, including suggestions and Reports 1	response, including the tim riewing the collection of infor stions for reducing this burde	ie for reviewing instructions, s rmation. Send comments reg to Department of Defense av. Suite 1204 Arlington, VA	searching existing data parding this burden by Washingtion	2. PROCURING ACTIVITY NO.
Office of Management and Budget, Paperwork Reduction PLEASE DO NOT RETURN YOUR COMPLETED FORM ISSUING CONTRACTING OFFICER FOR THE CONTRACTIONS OF THE CONTRACTIONS OF THE CONTRACTIONS OF THE CONTRACTIONS OF THE CONTRACTION	Project (0704-0188 I TO EITHER OF TH ACT/ PROCURING /	i), Washington, DC 20503. IESE ADDRESSED. RETU ACTIVITY NUMBER LISTEI	JRN COMPLETED FORM TO D IN ITEM 2 OF THIS FORM.	O THE GOVERNMENT	3. DODAAC
4. ORIGINATOR		Street, City, State, Zip ply Center Columbus	Code)	5. CAGE CODE 67268	6. NOR NO. 5962-R068-99
a. TYPED NAME (First, Middle Initial, Last)		H 43216-5000		7. CAGE CODE 67268	8. DOCUMENT NO. <b>5962-92132</b>
9. TITLE OF DOCUMENT MICROCIRCUIT, MEMORY, DIGIT	 ΓAL, CMOS,		10. REVISION LETT	ER	11. ECP NO.
64K X 4 DRAM, MONOLITHIC SIL	ICON		a. CURRENT B	b. NEW C	Not applicable.
12. CONFIGURATION ITEM (OR SYSTEM) All	TO WHICH EC	P APPLIES			
13. DESCRIPTION OF REVISION					
Sheet 1: Revisions Itr column; add "C Revisions description colur Revisions date column; add Revision level block; add "C Rev status of sheets; for sh Sheet 2: Paragraph 1.2.4; under col Revision level block; add "C	nn; add "Chan d "99-07-28". C". leet 2, add "C" umn heading '	'.			
a. (X one)					
X (1) Existing documer	• •	d by the NOR may be ι			
(2) Revised docume	nt must be recei	ved before manufactur	rer may incorporate this	change.	
` '			on and furnish revised		
b. ACTIVITY AUTHORIZED TO APPROVE ODSCC-VAS	SHANGE FOR	GOVERNMENT	c. TYPED NAME <i>(Fir</i>	st, Middle Initial, Last)	
d. TITLE		e. SIGNATURE	<u> </u>		f. DATE SIGNED
Chief, Microelectronics Team		Raymond Monnin			(YYMMDD) 99-07-28
15a. ACTIVITY ACCOMPLISHING REVISIO	N	b. REVISION COMP	PLETED (Signature)		c. DATE SIGNED (YYMMDD)
DSCC-VAS		Gary L. Gross			99-07-28

								F	REVIS	IONS										
LTR					D	ESCR	RIPTIO	N					DA	ATE (Y	'R-MO-I	DA)		APPF	ROVE	)
Α	Upd Add	ated b	oilerpl outline	ate. N	/lake c Editori	orrecti al cha	ions to	Table	e I and hout.	wavef	orms.		94	-09-06	9-06 M. A. Frye					
В									6 glg				98-11-05 Raymond Monnin				nin			
REV	тн	E OR	:IGI	NAL	FIR	ST 1	PAGE	e OF	THI	IS D	RAW:	ING	HAS	BEI	≦N R	EPL	ACEI	) <b>.</b>	<u> </u>	
REV SHEET	тні	E OR	igi	NAL	FIR	ST 1	PAGE	C OF	THI	IS D	RAW:	ING	HAS	BEI	EN R	EPL	ACEI	) <b>.</b>		
	ТН	E OR	B	<b>NAL</b>	<b>FIR</b>	ST 1	P <b>AGE</b>	C OF	TH)	is D	<b>RAW</b> :	I <b>NG</b>	<b>HAS</b>	BEI	<b>⊆N R</b> B	EPL:	ACEI B	). B	В	
SHEET																			B 33	
SHEET REV SHEET REV STATU	B 15	В	В	В	B 19	В	В	В	В	В	В	В	В	В	В	В	В	В		В
SHEET REV SHEET	B 15	В	В	B 18 RE\	B 19	В	B 21	B 22	B 23	B 24	B 25	B 26	B 27	B 28	B 29	B 30	B 31	B 32	33	B 14
SHEET REV SHEET REV STATU	B 15	В	В	B 18 RE\ SHE	B 19	B 20	B 21 B	B 22 B	B 23 B	B 24 B	B 25 B 5	B 26 B 6	B 27 B 7	B 28 B 8	B 29 B 9	B 30 B 10	B 31 B 11	B 32 B 12	33 B 13	
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO	B 15 JS S	B 16	B 17	B 18 RE\ SHE PRE Kei	B 19 V EET	B 20	B 21 B	B 22 B	B 23 B	B 24 B	B 25 B 5	B 26 B 6	B 27 B 7	B 28 B 8	B 29 B 9	B 30 B 10	B 31 B 11	B 32 B 12	33 B 13	
SHEET REV SHEET REV STATUOF SHEETS PMIC N/A STA MICRO DRA THIS DRAWIFOR U	B 15 JS S NDA DCIR AWIN NG IS A JSE BY	B 16 CUI'	B 17	B 18 REV SHE PRE Kei	B 19 V EET PARED	BY Picce	B 21 B	B 22 B	B 23 B	B 24 B 4	B 25 B 5	B 26 B 6	B 27 B 7	B 28 B 8	B 29 B 9	B 30 B 10 NTER 4321	B 31 B 11 COLU 6-500	B 32 B 12 MBUS	33 B 13	
SHEET REV SHEET REV STATUOF SHEETS PMIC N/A STA MICRO DRA THIS DRAWIFOR U	B 15 JS S OCIR AWIN NG IS A JSE BY ARTMEN NCIES (	B 16  RD CUI' IG VAILAI ALL ITS OF THE	B 17	B 18 RE\ SHE PREI Kei CHE Jeff APPI Mic	B 19 V EET PAREE nneth F CKED I	B 20  O BY Rice  BY 99  O BY ye  APPRO	B 21 B 1	B 22 B 2	B 23 B	B 24 B 4	B 25 B 5	B 26 B 6	B 27 B 7	B 28 B 8	B 29 B 9	B 30 B 10 NTER 4321	B 31 B 11 COLU 6-500 CN	B 32 B 12 MBUS	33 B 13	

# 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number 1/	Circuit function	Access time	<u>Refresh</u>
01,04	4C4067	64K x 4 bit DRAM	100 ns	256 cycles (4 ms)
02,05	4C4067	64K x 4 bit DRAM	120 ns	256 cycles (4 ms)
03,06	4C4067	64K x 4 bit DRAM	150 ns	256 cycles (4 ms)

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

<u>Device class</u> <u>Device requirements documentation</u>

M Vendor self-certification to the requirements for non-JAN class B microcircuits in

accordance with MIL-PRF-38535, appendix A

Q or V Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
V	GDIP1-T18	18	Dual-in-line
Χ	See figure 1	18	Leadless chip carrier
Υ	See figure 1	18	Leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1/ Generic numbers are listed on the Standard Microcircuit Drawing Source Approval Bulletin at the end of this document and will also be listed in MIL-HDBK-103 (see 6.6.2 herein).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL B	SHEET 2

# 1.3 Absolute maximum ratings. 2/

Supply voltage range on any pin ............................. -1.5 V dc to 7.0 V dc

Short circuit output current ...... 50 mA

Thermal resistance, junction-to-case (2<sub>JC</sub>):

 
 Case V
 See MIL-STD-1835

 Case X and Y
 50EC/W
 Junction temperature (T<sub>,I</sub>) .....+150EC

#### 1.4 Recommended operating conditions.

# 1.5 Digital logic testing for device classes Q and V.

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) . . . . . . . . . . 3/ percent

# 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

#### **SPECIFICATION**

#### **DEPARTMENT OF DEFENSE**

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

# **STANDARDS**

#### **DEPARTMENT OF DEFENSE**

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-973 - Configuration Management.

MIL-STD-1835 - Interface Standard for Microcircuit Case Outlines.

# **HANDBOOKS**

# DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

Values will be added when they become available.

# **STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000**

SIZE <b>A</b>		5962-92132
	REVISION LEVEL B	SHEET 3

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

# AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192M-95 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103).

# ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

# 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
  - 3.2.3 <u>Truth table(s)</u>. The truth table(s) shall be as specified on figure 3.
- 3.2.5 <u>Functional tests</u>. Various functional tests used to test this device are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device class M, alternate test patterns shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request. For device classes Q and V alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL B	SHEET 4

- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 41 (see MIL-PRF-38535, appendix A).

#### 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
    - b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (1) Dynamic burn-in (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
    - c. Interim and final electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL B	SHEET 5

STAN	DARD		SIZE <b>A</b>				59	62-92132
See footnotes at end of table.								
In <u>put capac</u> it <u>an</u> ce RAS, CAS, WE, OE <u>7</u> /	*C <sub>12</sub>	* *T <sub>C</sub> = +25EC, f = 1 MI *See 4.4.1e *	Hz * * *		* All * * A *		* * 8 *	* * * *
Input capacitance A <sub>O</sub> - A <sub>7</sub> , D <sub>IN</sub> <u>7</u> /	*C <sub>I1</sub>	* *T <sub>C</sub> = +25EC, f = 1 MH *See 4.4.1e *	* + * *	4	* * All * * * *	:	* * 6 *	* * pF *
Standby current (CAS before RAS refresh) 7/	* *ICC5 *	* *T <sub>C</sub> = minimum cycle * and CAS cycling *	, <del>RAS</del> * 1	,2,3	* 01-03 * * 04-06 *	:	* 60 * 70	* * * * *
Average r <u>efre</u> sh current (RAS only <u>6</u> / REFRESH)	*ICC4	*T <sub>C</sub> <u>= m</u> inimim <u>cyc</u> le, * CAS high, RAS cy	* 1 ycling * *	,2,3	** * 04-06 *	:	* * 70	* * *
Standby current	* *ICC3	* * <u>afte</u> r 1 me <u>mor</u> y cycle *RAS and CAS high *	* * 1 * * *		* All * * 01-03 *		* 8 * 8	* * *
Average page-mode current <u>6</u> /	*ICC2	*RAS low, CAS cyclin *T <sub>C</sub> (P) = minimum cy	g, * 1 cle *	,2,3	* 01-03 * ** * 04-06 *	:	* 65 *	* * *
Average operating current during READ 6/ or WRITE cycle	*ICC1	*T <sub>C</sub> = minimum cycle *	* 1 * *		* 04-06 * * 01-03 *	:	* 70 * 55	_* mA _* _*
Low level output leakage current	*IOL *	*V <sub>CC</sub> = 5.5 V, *V <sub>O</sub> = 0.0 V	* *	,2,3	* All * * * * * * * * * * * * * * * * *	:	*-10 * * * 60	* * * * *
High level output leakage current	* IOH *	* *V <sub>CC</sub> = 5.5 V, *V <sub>O</sub> = 6.5 V	* 1 * * *	,2,3	* * All * * * * * * * * * * * * * * * *	:	* 10 * *	* * * * * * * * * * * * * * * * * * * *
Low level input leakage current	*	* *V <sub>CC</sub> = 5.5 V, *V <sub>I</sub> = 0.0 V	* * 1 *		* All * *	:	* *-10 * *	* * * *
High level input leakage current	* *IH *	* *V <sub>CC</sub> = 5.5 V, *V <sub>I</sub> = 6.5 V	* 1 * *		* All * * A *		* * 10 * *	* * µA *
Low level output voltage <u>5</u> /	* *VOL *	*V <sub>IL</sub> = 0.8 V, *I <sub>OL</sub> = 5 mA, V <sub>IH</sub> = 2. *	* 4 V * 1	,2,3	* * All * * * *	:	* * 0.4 *	* * * *
High level output voltage <u>5</u> /	* *VOH *	* *V <sub>IL</sub> = 0.8 V, *I <sub>OH</sub> = -5 mA,V <sub>IH</sub> = 2	* 1 .4 V * *		* * AII * * * *	2.4	* * *	* V * *
	* * *	* -55EC # T <sub>C</sub> # +12 * 4.5 V # V <sub>CC</sub> # 5.5 * unless otherwise spo	5 V *	ubgroups	* type * * * *	Min	* * Max *	* * *
Test	* * Symbol	* * Conditions <u>1</u> / <u>2</u> / <u>3</u>	* / <u>4</u> / * (	Group A		Limi	ts	* * Unit

	TA	BLE I. <u>Electrical performan</u>	ce characteristi	CS.			
Test	* * Symbol *	* -55EC # T <sub>C</sub> # +125EC	* * Group A * subgroup		* * Lim *	nits *	* * Unit -*
	*	* 4.5 V # V <sub>CC</sub> # 5.5 V * unless otherwise specified *	* *	*	* Min	* Max	*
Output capacitance D <sub>OUT</sub> 7/	* *C <sub>O</sub>	* *T <sub>C</sub> = +25EC, f = 1 MHz <u>*See 4.4.1e</u>	* * 4 *	* * All *	* *	* * 8 *	* * pF *
Functional test	*	* *See 4.4.1c	* * 7,8A,8B	* * All	*	*	*
Access time from RAS 8/	*ta(R)	*See figures 4 and 5 * *	* 9,10,11 *	* 01,04 * 02,05 * 03,06	*	* 100 * 120 * 150	* _* ns -* -*
Access time from CAS 9/	* *ta(C)	* * *	* * 9,10,11 *	* * 01,04 * 02,05 * 03.06	*	* 50 * 60 * 75	* - * - *
Output <u>dis</u> able time after CAS high <u>10</u> /	*tdis(CH)	* * *	* * 9,10,11 *	* * All	* * *	* 40 *	* * * * * * * * * * * * * * * * * * * *
Page-mode cycle time 11/	* * * * * * * * * * * * * * * * * * *	* * * *	* 9,10,11 *	* * 01,04 * 02,05 * 03,06	* 100	* * * * *	* -* -* -*
Read cycle time	* *tc(rd) *	* * *	* * 9,10,11 *	* 01,04 * 02,05 * 03,06	* * 195 * 220	* * *	* * - * - *
Write cycle time	* *tc(W) *	* * * *	* * 9,10,11 * *	* * 01,04 * 02,05 * 03,06	* 220	* * *	* - - - -
Read-write/read-modify-write cycle time 11/	* *tc(rdW) *	* * *	* * 9,10,11 * *	* * 01,04 * 02,05 * 03,06	* 290	* * * *	* * * * * *
Pulse duration, CAS high (page mode)	* *tw(CH)P *	* * * *	* * 9,10,11 *	* 01,02, * 04,05 * * 03.06	* * 30 *	* * * *	* * * *
Pulse duration, CAS low	* *tw(CL) *	* * * *	* * 9,10,11 *	* 01,04 * 02,05 * 03,06	* 60	* *10000 *10000 *10000	* * - * *
Pulse duration, RAS high (precharge time) 12/ (page mode)	* *tw(RH)P *	- * * *	* * 9,10,11 *	* 01,02, * 04,05 * * 03,06	* * 80 *	* * *	* * * *
Pulse duration, RAS high (precharge time) (non-page mode)	* *tw(RH) *	* * *	* * 9,10,11 *	* 01,02, * 04,05 * * 03,06	* 80 *	* * *	* * * *
Pulse duration, RAS low	* *tw(RL) *	* * * *	* * 9,10,11 * *	* * 01,04 * 02,05 * 03,06	* 100 * 120	* *10000 *10000 *10000	* * * *
See footnotes at end of table.							
STAN MICROCIRCU	DARD		SIZE <b>A</b>			59	62-92132
DEFENSE SUPPLY ( COLUMBUS, O	ENTER CO	LUMBUS	RE	VISION LE B	VEL	SHE	≡⊤ <b>7</b>

	TAB	BLE I. Electrical per	formance c	haracte	ristics.			
Test	Cyllibol	* * Conditions <u>1</u> / <u>2</u> * -55EC # T <sub>C</sub> # +	125EC	* * Group * subgro	* o A *Device oups * type	* * Lim	its	* * Unit *
	* *	* 4.5 V # VCC # s * unless otherwise s *	5.5 V specified	* *	* *	* * Min *	* Max	* *
Write pulse duration	* *tw(W)	* *See figures 4 and *	5	* * 9,10,1 *	* 02,05	* 40	* * *	* _* ns -*
	*	*		*	* 03,06	*	*	*
Column address setup time 11/	* <sup>t</sup> su(CA) *	* * *		* 9,10,1 * *	1 * All *	* 0 *	* *	* *
Row address setup time 11/	* *tsu(RA) *	* * *		* * 9,10,1 *	* All	* * 0 *	* * * *	* * * *
Data setup time 11/13/	* *tsu(D)	* *		* * 9,10,1 *	* All	* * 0 *	* * *	* *
Read command setup time 11/	* *tsu(rd) *	* * *		* * 9,10,1 *	* All	* * O *	* * * *	* * * *
Early write command setup time before CAS low 14/	* *tsu(WCL) * *	* * *		* * 9,10,1 *	* All *	* * 0 *	* * * * * *	* * * *
Write com <u>man</u> d setup time before CAS high	* *tsu(WCH) *	* * *		* * 9,10,1 *	* 1 * <u>01,04</u> * <u>02,05</u> * 03,06	* 40	* * * * *	* * * *
Write com <u>man</u> d setup time before RAS high	* *tsu(WRH) *	* * *		* * 9,10,1 * *	* 1 * <u>01,04</u> * <u>02,05</u> * 03,06	* 40	* * *	* * * * *
Setup time, WE high before RAS low (CAS before RAS refresh) 9/	* * tsu(WRP) * *	* * * *		* * 9,10,1 * *	* 04-06 * * *	* 10 *	* * * * *	* * * * *
Ho <u>ld ti</u> me, WE high from RAS low (CAS before RAS refresh) <u>9</u> /	* * th(WRH) *	* * * * *		* * 9,10,1 *	* 04-06 * *	* 10 *	* * * *	* * * *
Column <u>addr</u> ess hold time after CAS low	* *th(CLCA) *	* * * *		* 9,10,1 *	* 1 * <u>01,04</u> * 02,03, * 05,06	*	* * * * * *	* * * *
Row address hold time	* *t h(RA) *	* * *		* * 9,10,1 * *	* 1 * <u>01,04</u> * 02,03, * 05,06	*	* * * * * *	* * * *
Column <u>addr</u> ess hold time after RAS low	* *th(RLCA) *tsu(RLCA)	* * *		* * 9,10,1 *	* 1 * <u>01,04</u> * <u>02,05</u> * 03,06	* 80	* * * * *	* * * *
See footnotes at end of table								
	IDARD UIT DRAWING		SIZE <b>A</b>				59	62-92132
DEFENSE SUPPLY COLUMBUS, C	CENTER COL	UMBUS			REVISION L B		SHEE	ET <b>8</b>

	TAI	BLE I. Electrical performance	<u>characteristic</u>	<u>s</u> .			
Test	* * * * * * * * * * * * * * * * * * *		* * Group A * subgroups	* *Device * type	* * Lir *	* * Unit *	
	* * *	* 4.5 V # V <sub>CC</sub> # 5.5 V * unless otherwise specified *	* *	* *	* * Min *	* * Max *	* * *
Data hold time after CAS low 13/	* *th(CLD)	* *See figures 4 and 5	* * 9,10,11 *	* 01,02, * 04,05 *	* 35 *	* *	* * ns *
Data hold time after RAS low	* * *(RLD)	* * *	* * 9,10,11	* 03,06 * * 01,04 * 02,05	* * 85 * 100	* * * *	* * * * * * * * * * * * * * * * * * * *
RAS before CAS 11/	* * * <sup>t</sup> RHCL	* * *	* * 9,10,11	/\li	* 120 * * 0 *	* * * * * *	* * * *
Data hold time after WE low 13/	* * <sup>t</sup> h(WLD) *	* * * * * *	* 9,10,11 *	* 01,02, * 04,05 * * 03,06	* 35 *	* * *	* * * * *
Read c <u>omm</u> and hold time after CAS high <u>11</u> /	* *th(CHrd) *	_ * * *	* 9,10,11 *	*	* * 0 *	* * *	* * * *
Read <u>com</u> mand hold time after RAS high	* * th(RHrd)	* * *	* 9,10,11 *	* All	* * 10 *	* * * *	* * * *
Vrite command hold time after CAS low	*  *th(CLW)	*	* 9,10,11		* 35	*	*

01,04 \* 85

\* 02,05 \* 100

\* 03,06 \* 120

\* 01,04 \* 110 \* 02,05 \* 120 \* 03,06 \* 150

\* 01,04 \* 50 \* 02,05 \* 60

\* 03,06 \* 75

\* 01,04 \* 20

\* 02,05 \* 25 \* 03,06 \* 30

10

\* All

\* All

\* 5

\* 9,10,11

9,10,11

\* 9,10,11

9,10,11

\* 9,10,11

\* 9,10,11

See footnotes at end of table.

 $\begin{array}{c} \text{Delay t}\underline{\text{ime}}, \ \overline{\text{CAS}} \ \text{lo}\underline{\text{w}} \ \underline{\text{to}} \ \overline{\text{RAS}} \\ \text{low (CAS before RAS} \ \underline{\text{15}}/ \end{array}$ 

Write command hold time

 $D\underline{elay}$  time,  $\overline{RAS}$  low to

Delay time, CAS high to

Delay time, CAS low to

Delay time,  $\overline{RAS}$  low to

CAS high (CAS before RAS refresh only)

after RAS low

CAS high

RAS low

RAS high

refresh only)

 $_{_{*}}^{*t}h(RLW)$ 

\*tRLCH

\*tCHRL

<sup>\*t</sup>CLRH

\*tRLCHR

<sup>\*t</sup>CLRL

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		B	9

	TA	BLE I. Electrical performance	characteristic	<u>s</u> .			
Test	* * Symbol *	* * Conditions <u>1</u> / <u>2</u> / <u>3</u> / <u>4</u> / * -55EC # T <sub>C</sub> # +125EC	* * Group A * subgroups		Limits		* * Unit
	* *	* 4.5 V # V <sub>CC</sub> # 5.5 V * unless otherwise specified *	* * *	* * * * *	Min	* * Max *	* * *
Delay time, CAS low to WE low (read-modify-write cycle only) 14/ 16/	*  *tCLWL  *  *	* *See figures 4 and 5 * *	* 9,10,11 * * *	* 01,04 * 02,05 * 03,06 * *	50	* * * *	* _* ns _* _*
D <u>elay</u> time, RAS low to CAS low	*tRLCL	*     *     *     *	* 9,10,11 * *	* * 01,04 * * 02,05 * * 03,06 *	30	* 50 * 60 * 75	* -* -* -**
Delay time, RAS low to WE low (read-modify-write cycle only) 14/16/	* *tRLWL *	* * * * *	* 9,10,11 * *	* 01,04 * 02,05 * 03,06 * *	80 110 135	* * * *	* _* _* _*
Refresh time interval 17/18/	* *trf *	* * *	* 9,10,11 *	* * All * * * *		* 4.0 *	* * ms *
Transition time (rise and fall)	* *t <sub>t</sub>	* *	* * 9,10,11 *_	* * 1,2,3 * * 4,5,6 *	3	* * <u>100</u> * 50	* _* ns *
Out <u>pu</u> t disable time after OE high	* tdis(GH) *	* * *	* 9,10,11 *	* * 01,04 * 02,03, * * 05,06 *	:	* 35 * 40	* -* * *
Out <u>pu</u> t enable time after OE low <u>19</u> /	*  *ten(GL)  *	* * * *	* * 9,10,11 *	* 01,02, * * 04,05 * * * 03.06 *	:	* * 25 * * 30	* -* * *

- An initial pause of 100 µs is required after power-up followed by any 8 RAS ONLY REFRESH or CBR REFRESH cycles only before proper device operation is assured.
- AC characteristics assume transition time (t<sub>T</sub>) = 5 ns. Input levels are from GND to 3.0 V. Input and output timing reference levels are 1.5 V.
- $V_{IL}$  (max) and  $V_{IH}$  (min) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IL}$  and  $V_{IH}$ . In addition to meeting the transition rate specification, all input signals must make the transition between  $V_{IL}$  and  $V_{IH}$  (or  $V_{IH}$
- and  $V_{II}$  ) in a monotonic manner.
- 5/
- <u>6</u>/
- V<sub>SS</sub> is common for all voltages.

  Specified values are obtained with the output load equal to 2 TTL loads and 100 pF to V<sub>SS</sub>.

  Capacitance measured with a Boonton meter or equivalent or effective capacitance calculated from the equation C=I) t/) V with ) V equal to 3 volts and V<sub>CC</sub> equal to 5.0 V. Capacitance shall be measured only for the initial qualification and after process or design changes which may effect terminal capacitance.

  Assumes that t<sub>RLCL</sub> < (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>a(R)</sub> will increase by the amount that t<sub>RLCL</sub> exceeds the value shown.

  Assumes that t<sub>RLCL</sub> ≥ t<sub>RLCL</sub> (max).

  t<sub>dis(CH)</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>. Some parameters are conditionally guaranteed that are specified to aid device application. They are not necessarily directions to insure all devices the property and design specifications to insure all devices.

- <u>10</u>/ verified by a specific test, however, the vendor uses device characterizations and design specifications to insure all device
- parameters are within specified performance limits. If  $\overline{\text{CAS}}$  is low at the falling edge of  $\overline{\text{RAS}}$ ,  $\overline{\text{D}_{\text{OUT}}}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{\text{CAS}}$  must be pulsed high for  $\overline{\text{t}_{\text{c(P)}}}$ . Footnote  $\underline{20}$ / applies to determine valid data out.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		B	10

# TABLE I. Electrical performance characteristics - continued.


- These parameters are referenced to CAS leading edge in early WRITE cycles and to WE leading edge in late WRITE or READ-MODIFY-WRITE cycles.
- $t_{su(WCL)}$ ,  $t_{CLWL}$  and  $t_{RLWL}$  are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{su(WCL)} \ge t_{su(WCL)}$  (min) the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If  $t_{CLWL} \ge t_{CLWL}$  (min) and  $t_{RLWL} \ge t_{RLWL}$  (min) the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the conditions of the data out (at access time and until CAS goes back to V<sub>IH</sub>) is indeterminate.

Enables on-chip refresh and address counters.

- During a READ-WRITE or READ-MODIFY-WRITE cycle the minimum specifications for  $t_{RWD}$  and  $t_{CWD}$  must be modified by adding 40 ns to each specification due to **QE** delay.
- A 256-cycle distributed refresh consists of an address location refresh cycle being performed within 15.625 µs so that all 256 RAS address combinations are executed within 4 ms (regardless of sequence). Distributed refresh is recommended.
- A 256-cycle burst refresh consists of refreshing, as rapidly as minimum cycle time allows, all 256 combinations of RAS addresses (regardless of sequence). This refresh mode must be executed within 4 ms.
- If OE is taken low then high  $(V_{IH})$  D<sub>OUT</sub> goes open. If OE is tied permanently low a READ-WRITE or READ-MODIFY-WRITE operation requires a separate READ and WRITE cycle. If CAS =  $V_{IL}$  or OE =  $V_{IL}$  data output is high impedance. If CAS =  $V_{IL}$  and OE =  $V_{IL}$  data output may contain data from the last valid READ cycle.

**STANDARD** MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000** 

SIZE <b>A</b>		5962-92132
	REVISION LEVEL B	SHEET 11




Symbol	Dimensions shown in				
	Millin	neters	Inches		
	Min	Max	Min	Max	
А	1.40	1.91	.055	.075	
A <sub>1</sub>	0.89	1.14	.035	.045	
В <sub>1</sub>	0.56	0.71	.022	.028	
D	7.11	7.49	.280	.295	
D <sub>2</sub>	3.81 REF		.150 REF		
E	12.32	12.83	.485	.505	
E <sub>2</sub>	5.08	REF	.200 REF		
е	1.27	BSC	.050 BSC		
L <sub>1</sub>	1.14	1.40	.045	.055	
L <sub>2</sub>	1.91	2.31	.075	.091	
N	18			18	
R	0.10 R	0.36 R	.004 R .014 R		
ND	4		4		
NE		5		5	

Note: The U.S. government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		B	13



Symbol	Dimensions shown in				
	Millin	neters	In	ches	
	Min	Max	Min	Max	
А	1.47	1.47 1.83		.072	
A <sub>1</sub>	1.14	1.40	.045	.055	
В <sub>1</sub>	0.15	0.56	.006	.022	
D	7.11 7.37		.280	.290	
D <sub>2</sub>	3.81 REF		.150 REF		
Е	11.28	11.58	.444	.456	
E <sub>2</sub>	5.08	REF	.200 REF		
е	1.27	BSC	.050 BSC		
L <sub>1</sub>	1.14	1.40	.045	.055	
L <sub>2</sub>	1.96	2.36	.077	.093	
N	18			18	
R	0.10 R	0.36 R	.004 R	.014 R	
ND	4		4		
NE		5		5	

Note: The U.S. government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL B	SHEET <b>15</b>

_				
*	Device	*		*
*	types	*	ALL	*
*		*		*
*	Case	*		*
*	outlines	*	V,X,Y	*
*		*		*
*	Terminal	*	Terminal	*
*	number	*	symbol	*
*		*	-	*
*		*		*
*	1	*	OE	*
*	1 2 3	*	I/O <sub>1</sub> <u>I/O</u> 2 WE	*
*	3	*	<u>I/O</u> 2	*
*	4	*	<u>WÉ</u>	*
*	5	*	RAS	*
*	6	*	A <sub>6</sub>	*
*	7	*	A <sub>5</sub>	*
*	8	*	$A_{4}^{3}$	*
*	9	*	٧ <del>٠</del> ٠	*
*	10	*	A <sub>7</sub>	*
*	11	*	$A_3'$	*
*	12	*	A <sub>6</sub> A <sub>5</sub> A <sub>4</sub> VCC A <sub>7</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	*
*	13	*	$A_1^2$	*
*	14	*	Α'n	*
*		*	U	*
*	15	*	<u>I/O</u> 2	*
*	16	*	CAS	*
*	17	*	CAS I/O <sub>4</sub>	*
*	18	*	V <sub>SS</sub>	*
*		*	33	*

Figure 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		B	16

	*	Inputs					*
Operation	*	*	*	*	* Row	*Column	* Input/Output
	* RAS	* CAS	* WE	* OE	*address	*address	*
: 	*	*	*	*	*	*	*
	*	*	*	*	*	*	*
Standby	* H	* H	* H	* H	* X	* X	*High-Z
	*	*	*	*	*	*	*
	*	*	*	*	*	*	*
Read	* L	* L	* L	* X	* Row	* Col	*Data out
	*	*	*	*	*	*	*
	*	*	*	*	*	*	*
Write (early write)	* <b>L</b>	*	*	* X	* Row	* Col	*Data in
	*	*	*	*	*	*	*
	*	*	*	*	* _	*	*
Read-write	* L	* L	* H6L6H	* L6H	* Row	* Col	*Data out, Data in
	*	*	*	*	*	*	*
	*	*	*	*	*	*	*
Page-mode read	* L	* H6L6H	* H	* L	* Row	* Col	*Data out, Data out
	*	*	*	*	*	*	*
Danie was da conita	*	•				•	•
Page-mode write	* L	* H6L6H	* L	* X	* Row *	* Col	*Data in, Data in
_	*	*	*	*	*	*	*
Dono mode read write				*			•
Page-mode read-write	* L	* H6L6H	* H6L6H	* L6H	* Row	* Col	*Data out, Data in
	*	*	*	*	*	*	*
RAS-only refresh		* H	* X	* H	* Row	* N/A	*High-Z
RAS-only reflesh	* L	т П *	* ^	т П *	* KOW	* IN/A	*HIGH-Z
	*	*	*	*	*	*	*
Hidden refresh	* L6H6L	* L	* H	* L	* Row	* Col	*Data out
i iluueii ieiiesii	*	*	*	*	*	*	*
	*	*	*	*	*	*	*
CAS before RAS refresh	* H6L	* L	* H	* X	* X	* X	*High-Z
O/ (O DOIO! C IVAO Tellesii	*	*	*	*	*	*	*

X = Don't care

FIGURE 3. <u>Truth table</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL B	SHEET <b>17</b>




FIGURE 4. Load circuit.

TAS

VIH

CAS

VIH

CAS

VIL

D10

VIH

VIH

VIH

VIH

VIH


VIH


VIL


HI-Z

FIGURE 5. Switching waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		B	18










FIGURE 5. Switching waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL B	SHEET <b>22</b>





FIGURE 5. Switching waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL B	SHEET <b>23</b>



# RAS-only refresh cycle - t<sub>c(rd)</sub>--<sup>t</sup>w(RH)⊸ $V_{IH}$ RAS VIL tCLRH - <sup>t</sup>RHCL VIH CAS VIL t<sub>su(RA)</sub> -t<sub>h(RA)</sub> $V_{IH}$ $A_0 - A_7$ ROW VIL



FIGURE 5. Switching waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL B	SHEET <b>25</b>

# ·tw(RH)− $v_{\mathrm{IH}}$ RAS ۷<sub>IL</sub> td(RHCL)R→ td(CLRL)R t<sub>d (RLCH) R</sub> $v_{IH}$ CAS $v_{IL}$ $v_{IH}$ $I/0_1 - I/0_4$ - HI-Z $v_{IL}$ t<sub>WRH</sub> SEE NOTE 2 t<sub>WRP</sub> WE SEE

Automatic ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ) refresh cycle timing

# NOTES:

NOTE 1

- 1. This specific WE waveform is only applicable to device types 04 -06.
- 2. WE must be high for **RAS** low transition to insure proper operation.

FIGURE 5. Timing wave diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL B	SHEET <b>26</b>




FIGURE 5. Switching waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL B	SHEET <b>27</b>

# 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

#### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
- e. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

#### 4.4.2.1 Additional criteria for device class M.

- a. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
  - (2)  $T_A = +125EC$ , minimum.
  - (3) Test duration: 1,000 hours, except as specified in method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL B	SHEET <b>28</b>

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line	* * * * Test	* * Subgroups (in accordance * with MIL-STD-883, * method 5005, table I)	* Subgrou * (in accordar * MIL-PRF-385	nce with
no.	* requirements * *	*  * Device  * class M  *	* * Device * class Q *	* * Device * class V *
1	* *Interim electrical * parameters (see 4.2)	* *	* * 1,7,9 *	* * 1,7,9 *
2	* *Static burn-in I and * II (method 1015)	* * Not * required	* * Not * required	* * Required *
3	* *Same as line 1 *	* * *	* *	* * 1*,7* ) *
4	* *Dynamic burn-in * (method 1015)	* * Required *	* * Required *	* * Required *
5	* *Same as line 1 *	* * *	* *	* * 1*,7* ) *
6	* *Final electrical * parameters *	* *1*,2,3,7*, *8A,8B,9,10, *11	* *1*,2,3,7*, *8A,8B,9,10, *11	* *1*,2,3,7*, *8A,8B,9, *10,11
7	* *Group A test * requirements *	* *1,2,3,4**,7, *8A,8B,9,10, *11	* *1,2,3,4**,7, *8A,8B,9,10, *11	* *1,2,3,4**,7, *8A,8B,9,10, *11
8	* *Group C end-point * electrical * parameters	* * 2,3,7, * 8A,8B *	* 1,2,3,7, * 8A,8B )	* * 1,2,3,7, * 8A,8B,9, * 10,11
9	* *Group D end-point * electrical * parameters *	* * 2,3, * 8A,8B *	* 2,3, * 8A,8B *	* * 2,3, * 8A,8B *
10	* *Group E end-point * electrical * parameters	* * * 1,7,9 *	* * 1,7,9 *	* * * 1,7,9 *

- 1/ Blank spaces indicate tests are not applicable.
  2/ Any or all subgroups may be combined when using high-speed testers.
  3/ Subgroups 7 and 8 functional tests shall verify the truth table.
  4/ \* indicates PDA applies to subgroup 1 and 7.

- <u>--/</u> mulcales PD <u>5/</u> \*\* see 4.4.1e.
- 6/ ) indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- <u>7</u>/ See 4.4.1d.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL B	SHEET <b>29</b>

# TABLE IIB. Delta limits at +25EC.

	*	
	<ul> <li>Device types</li> </ul>	
Parameter 1/	*	
_	* All	
	*	
I <sub>CC3</sub> standby	* ±10% of specified value	
,	<ul><li>in table I.</li></ul>	
I <sub>IH</sub> , I <sub>IL</sub> , I <sub>OL</sub> ,	<ul> <li>* ±10% of specified value</li> </ul>	
IOH	<ul><li>in table I.</li></ul>	
011	*	

- 1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q and V shall be as specified in MIL-PRF-38535. End-point electrical parameters shall be as specified in table IIA herein.
  - a. End-point electrical parameters shall be as specified in table IIA herein.
  - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25EC ±5EC, after exposure, to the subgroups specified in table IIA herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, 9.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-92132
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL B	SHEET 30

- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal (Short Form).
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-STD-1331, and as follows.

C<sub>IN</sub> Input terminal capacitance.
C<sub>OUT</sub> Output and bidirectional output terminal capacitance.
GND Ground zero voltage potential.
I<sub>CC</sub> Supply current.
I<sub>I</sub> Input current.
I<sub>O</sub> Output current.

 IO
 Output current.

 TC
 Case temperature.

 VCC
 Positive supply voltage.

6.5.1 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

- 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE <b>A</b>		5962-92132
		REVISION LEVEL B	SHEET 31

#### **APPENDIX**

## FUNCTIONAL ALGORITHMS 1/

#### 10. SCOPE

- 10.1 Scope. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.
  - 20. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.
  - 30. ALGORITHMS
  - 30.1 Algorithm A (pattern 1).
- 30.1.1 <u>Output high impedance</u> (t<sub>OFF</sub>). This pattern<u>ver</u>ifies the output buffer switches to high impedance (three-state) within the specified t<sub>OFF</sub> after the rise of CAS. It is performed in the following manner:
  - Step 1: Perform 8 pump cycles.
  - Step 2: Load address location with data.
  - Step 3: Raise CAS and read address location and guarantee V<sub>OL</sub> < V<sub>OUT</sub> < V<sub>OH</sub> after t<sub>OFF</sub> delay.
  - 30.2 Algorithm B (pattern 2).
- 30.2.1 V<sub>CC</sub> slew. This pattern indicates sense amplifier margin by slewing the supply voltage between memory writing an &&&&&ding It is performed in the following manner:
  - Step 1: Perform 8 pump cycles.
  - Step 2: Load memory with background data with V<sub>CC</sub> at 5.0 V.
  - Step 3: Change V<sub>CC</sub> to 5.5 V.
  - Step 4: Read memory with background data.
  - Step 5: Load memory with background data complement.
  - Step 6: Change V<sub>CC</sub> to 4.5 V.
  - Step 7: Read memory with background data complement.
  - 30.3 Algorithm C (pattern 3).
  - 30.3.1 March data. This pattern tests for address uniqueness and multiple selection. It is performed in the following manner:
    - Step 1: Perform 8 pump cycles.
    - Step 2: Load memory with background data.
    - Step 3: Read location 0.
    - Step 4: Write data complement in location 0.
    - Step 5: Repeat steps 3 and 4 for all other locations in the memory (sequentially).
    - Step 6: Read data complement in maximum address location.
    - Step 7: Write data in maximum address location.
    - Step 8: Repeat steps 6 and 7 for all other locations in the memory from maximum to minimum address.
    - Step 9: Read data in maximum address location.
    - Step 10: Write data complement in maximum address location.
    - Step 11: Repeat steps 6 and 7 for all other locations in the memory from maximum to minimum address.
    - Step 12: Read memory with data complement.
- 1/ For device types 04 06 only, a 1MEG x 4 die is used and bonded out to produce a 64K x 4 array. Therefore, it is not possible to apply a true topologically pure algorithm. For details regarding testing to verify proper device operation in lieu of functional algorithms, contact the supplying vendor.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE <b>A</b>		5962-92132
		REVISION LEVEL B	SHEET <b>32</b>

#### APPENDIX - continued

#### 30.4 Algorithm D (pattern 4).

- 30.4.1 <u>Refresh test (cell retention) +125EC only</u>. This test is used to check the retention time of the memory cells. It is performed in the following manner:
  - Step 1: Perform 8 pump cycles.
  - Step 2: Load memory with background data.
  - Step 3: Pause t<sub>RFF</sub> (stop all clocks).
  - Step 4: Read memory with background data.
  - Step 5: Repeat steps 2 through 4 with data complement.
  - 30.5 Algorithm E (pattern 5).
- 30.5.1 Read-modify-write (RMW). This pattern verifies the Read-modify-write mode for the memory. It is performed in the following manner:
  - Step 1: Perform 8 pump cycles.
  - Step 2: Load memory with background data.
  - Step 3: Read memory with data and load with data complement using RMW cycle.
  - Step 4: Repeat step 3 for all address locations.
  - Step 5: Repeat steps 2 and 3 using data complement.
  - 30.6 Algorithm F (pattern 6).
  - 30.6.1 Page mode. This pattern verifies the Page mode for the memory. It is performed in the following manner:
    - Step 1: Perform 8 pump cycles.
    - Step 2: Load first page of memory with background data using Page mode cycle.
    - Step 3: Read first page of memory with data and load with data complement using Page mode cycle.
    - Step 4: Read first page of memory with data complement and load with data using Page mode cycle.
    - Step 5: Repeat steps 2 through 4 for remaining memory locations.
  - 30.7 Algorithm G (pattern 7).
- 30.7.1 <u>CAS-before-RAS refresh test</u>. This test is used to verify the functionality of the CAS before RAS mode of cell refreshing. It is done at +125EC only and is performed in the following manner:
  - Step 1: Perform 8 pump cycles.
  - Step 2: Load memory with background data.
  - Step 3: Perform 1024 CAS-before-RAS cycles while attempting to modify data.
  - Step 4: Read memory with background data.
  - 30.8 Algorithm H (pattern 8).
- 30.8.1 RAS-only refresh test. This test is used to verify the functionality of the RAS-only mode of cell refreshing. It is done at +125EC only and is performed in the following manner:
  - Step 1: Perform 8 pump cycles.
  - Step 2: Load memory with background data.
  - Step 3: Perform 1024 RAS-only cycles while attempting to modify data.
  - Step 4: Repeat step 3 for 1 second.
  - Step 5: Read memory with background data.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE <b>A</b>		5962-92132
		REVISION LEVEL B	SHEET 33

#### STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 98-11-05

Approved sources of supply for SMD 5962-92132 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

*	*	*	*
*Standard microcircuit	*Vendor	* Vendor	*
* drawing PIN <u>1</u> /	* CAGE	* similar part	*
*	* number	* number <u>2</u> /	*
*	*	*	*
* 5962-9213201MVX	* 3/	* MT4C4067C-10 883C	*
* 5962-9213201MXX	* 3/	* MT4C4067EC-10 883C	*
* 5962-9213201MYX	* 3/	* MT4C4067EA-10 883C	*
* 5962-9213202MVX	* 3/	* MT4C4067C-12 883C	*
* 5962-9213202MXX	* 3/	* MT4C4067EC-12 883C	*
* 5962-9213202MYX	* 3/	* MT4C4067EA-12 883C	*
* 5962-9213203MVX	* 3/	* MT4C4067C-15 883C	*
* 5962-9213203MXX	* 3/	* MT4C4067EC-15 883C	*
* 5962-9213203MYX	* 3/	* MT4C4067EA-15 883C	*
* 5962-9213204MVA	* 0EU86	* MT4C4067C-10 883C	*
* 5962-9213204MXA	* 0EU86	* MT4C4067EC-10 883C	*
* 5962-9213204MYA	* 0EU86	* MT4C4067EA-10 883C	*
* 5962-9213205MVA	* 0EU86	* MT4C4067C-12 883C	*
* 5962-9213205MXA	* 0EU86	* MT4C4067EC-12 883C	*
* 5962-9213205MYA	* 0EU86	* MT4C4067EA-12 883C	*
* 5962-9213206MVA	* 0EU86	* MT4C4067C-15 883C	*
* 5962-9213206MXA	* 0EU86	* MT4C4067EC-15 883C	*
* 5962-9213206MYA	* 0EU86	* MT4C4067EA-15 883C	*
·	·	·	

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for the part. If the desired lead finish is not listed, contact the Vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Although no longer available from an approved source, these devices have been replaced by device types 04 - 06 using a 1Meg x 4 die bonded out to produce a 64K x 4 array.

Vendor CAGE <u>number</u>

Vendor name and address

0EU86

Austin Semiconductor Inc. 8701 Cross Park Drive Austin, TX 78754-4566

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.